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Metal gates are considered essential in advanced complementary metal oxide semiconductor (CMOS) technology for continued scaling.
1 However, the interfacial interactions of the metal gate with the underlying dielectric is a serious concern 2 as this could lead to fermi level pinning 3 and cause contamination in the thin gate dielectrics and thus degrade the device reliability. 4 Some of these concerns are addressed using a replacement gate process 5, 6 which avoids high temperature processing after the metal gate deposition. However, the replacement gate process is complex and hence is not widely used in CMOS technology. Graphene (Gr), because of its two dimensional sheet like structure, extraordinary high conductivity, and high thermal stability, can be an interesting candidate as a gate material in MOS devices. For any material intended to be used as a gate electrode in MOS technology, knowledge of its work function (WF) is very essential. WF of graphene with different number of layers is studied by a number of techniques like Kelvin probe force microscopy (KPM), [7] [8] [9] [10] photoelectron emission microscopy, 11 and by measuring the open circuit voltage in graphene based solar cells. 12 WF of graphene is also a subject matter of intense modeling efforts. 13, 14 Theoretically, the doping of graphene by metals modeled by Giovannetti et al. 13 predicted that the WF of graphene would increase (decrease) when it is doped with metals with higher (lower) work function than that of graphene due to electron transfer for Fermi level alignment. However Pi et al. 15 experimentally demonstrated that the graphene would be n-doped when in contact with Pt, contradicting the predictions in Ref. 13 . Further, graphene work function is known to increase with the dielectric constant of the dielectric on which it is deposited. 8, 16 Most of the experimental studies performed so far converge to a monotonous increase in the Gr WF as the number of layers increases and it saturates to some value for more than 4-6 layers. WF of Gr on SiC increases from 4.2 eV for single layer graphene (SLG) to 4.6 eV for more than 4 layers as measured by KPM method 11 while for Gr on Si, same trend of increasing WF from a value of about 4.35 eV for monolayer to 4.61 eV for more then 4 layers is reported. 12 WF of Gr on SiO 2 as measured by KPM method also increases from 4.57 eV for SLG to 4.69 eV for bilayer graphene (BLG). 10 Theoretical studies of Ziegler et al. 14 predicted that graphene WF depends on the carrier concentration and doping type for 1 to 3 layers of graphene and WF is insensitive to doping for thicker layers. It is clear that the WF of graphene for any application should be determined in the material environment in which it is being used.
Recently, Park et al. 17 proposed the use of monolayer graphene synthesized by CVD as the gate metal in charge trap memory devices. Since graphene is extremely thin, a metal for making contacts for measurements is required. Park et al. had deposited nickel on a small area on top of Gr for this purpose. They have compared the performance of such devices with devices containing TaN as gate metal. Significant improvement in the memory performance is demonstrated for graphene gated devices compared to TaN gated devices. 17 The performance improvement is attributed to the higher work function of the monolayer graphene on Al 2 O 3 compared to the WF of TaN and reduced mechanical stress in the underlying gate dielectric.
In summary, even though Gr can be an interesting candidate for gate applications in MOS devices, no study of the WF of Gr as a function of the number of layers using MOS test structures is reported in available literature. In this report, we systematically study the electrical performance of multi layer graphene (MLG) gate electrodes with varying number of Gr sheets under the TiN contact metal for the MOS technology. Here, TiN is used as the contact layer as this material is widely used as interconnect metal diffusion barrier in state of the art CMOS technology. We demonstrate that the effective work function of gate electrode in a TiN/ Gr/SiO 2 system can be tailored over a range of 0.5 eV by a)
Authors to whom correspondence should be addressed. Electronic addresses: mabhishek@ee.iitb.ac.in and anilkg@ee.iitb.ac.in. using multilayer graphene with different number of layers. We also demonstrate improved reliability of the SiO 2 in TiN/Gr/SiO 2 system than in TiN/SiO 2 system and a conceptual model to explain this observation is proposed.
To evaluate multi layer graphene as a gate electrode material, MOS-capacitor structures with and without graphene are fabricated on P type Si substrate (resistivity of 1-5 X cm) with 7.6 nm (60.2 nm) thermally grown SiO 2 as the gate dielectric. Schematic of the cross section and the top view SEM of as fabricated MOS capacitors are shown in Figs. 1(a) and 1(b), respectively. Thickness of the SiO 2 films is measured using a spectroscopic ellipsometer (Sentech, SE 800). After the growth of gate oxide, graphene oxide (GO) obtained by Hummer's method is deposited on gate dielectric by drop cast technique and it is thermally reduced to Gr at 500 C in Ar ambient for 1 h. The same procedure of thermal reduction of GO into Gr at the device locations was demonstrated earlier. 18 Raman spectra of GO and thermally reduced graphene sheets are shown in Fig. 1(c) . Thermal reduction results in an enhancement in the 2D band at $2700 cm À1 and a suppression of the defect related D band at $1350 cm À1 . Further, ratio of D band intensity to G band intensity decreases, from 0.97 for GO to 0.40 for reduced graphene. The G band is seen to shift towards lower wave number from 1590 cm À1 for GO to 1580 cm À1 for reduced graphene. These observations attest to the reduction of GO into graphene like character. 19, 20 Further, adhesion of Gr with the underlying dielectric was also reported to improve after annealing. 16 Different ranges of Gr thicknesses are obtained by varying the number of drop casts i.e., one drop cast of liquid at some locations while multiple drop casts at other. To make the devices with varying number of Gr layers under the contact metal, extensive scanning electron microscopy (SEM) is performed in an electron beam lithography system (RAITH 150TWO) to identify the location of various thicknesses of graphene (very thin, moderate thin, and thick) on the gate dielectric and co-ordinates of these locations are stored for further top gate patterning. SEM and atomic force microscopy (AFM) (Vecco Digital Instruments, Nanoscope IV) images of very thin, moderate thin, and thick layer graphene sheets are shown in Figs. 2(a)-2(f) . It is seen that the thinnest films obtained are not continuous and as the thickness increases, closed films of multi layer Gr are obtained.
Figs. 2(g)-2(i) show the corresponding AFM sectional analysis of the height profile of Gr on SiO 2 . Fig. 2(g) shows the sectional analysis for the thinnest films. The discrete topographical levels indicate different layers of graphene. The minimum height differences between discrete levels in the figure are in the range of 0.5 nm, which is consistent with literature data for Gr obtained by reduction of GO. 20 From the height profile of AFM images, thickness of very thin graphene sheets is about 0.5-1.5 nm, i.e., 1-3 layers (Fig. 2(g) ), thickness of moderate thin graphene sheets is about 1.5-2.5 nm, i.e., 3-5 layers (Fig. 2(h) ) while thickness of thick graphene sheets is more than 2.5 nm, i.e., more than 5 layers (Fig. 2(i) ). In Figs. 2(g)-2(i), dashed lines show the low and high levels in the line scans. The spikes beyond the dashed lines observed at few sites correspond to the local variation in the Gr thickness or the number of Gr layers. However, the width of these spikes is small ($50 nm) compared to the overall gate dimensions of the MOS-capacitors and hence will not affect the characteristics of the capacitors significantly. TiN as top contact electrode is deposited by sputtering process (Applied Material ENDURA). PMMA is spin coated on the sample and circular patterns of TiN dots of 80 lm diameter are patterned at the already noted coordinates by electron beam lithography system (RAITH 150Two). This procedure affirms the presence of graphene sheets of different known thickness under the TiN contact metal. Finally, dry etching of the TiN is performed in Cl 2 þ BCl 3 plasma and graphene sheets are etched by O 2 plasma in a reactive ion etching system (Applied Material Etch Centura). On the same wafer, a region without graphene sheets is also identified using the same SEM system for control devices (TiN/SiO 2 /Si).
Both kinds of MOS-capacitors (with and without graphene) are electrically characterized using Agilent 4284 LCR meter and Agilent 4156C semiconductor parameter analyzer. Capacitance-voltage (C-V) and conductance-voltage (G-V) plots of these devices are shown in Figs. 3(a) and  3(b) , respectively. As the number of Gr layers increases, C-V curves shift rightwards. This is due to the increasing 
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WF of the graphene with increasing number of layers. [8] [9] [10] [11] [12] Variation of the flatband voltage with increasing number of Gr layers in TiN/Gr electrode is shown in Fig. 3(c) . We calculate the work function for the gate electrode using the equation 21 V FB ¼ U ms À Q OX /C OX , where V FB is the flatband voltage, U ms is the WF difference between the gate electrode and the semiconductor substrate, Q ox is the fixed oxide charge, and C OX is the oxide capacitance. WF for TiN electrode as calculated from the given equation is 4.45 eV while for TiN/Gr stack, it has a value of 4.6 eV, 4.74 eV, and 4.91 eV for thin graphene, moderate thick graphene, and thick graphene, respectively. In these calculations, a substrate doping of 3E15 cm À3 is used (calculated from C min value of high frequency C-V curve) and since all the MOS capacitors are made on same wafer under identical process conditions, it is assumed that the effect of fixed oxide charges on the flatband voltage is same for all devices. 21 The WF of TiN obtained in present study is within the range of the WF values reported in the literature for PVD deposited TiN on SiO 2 . 22 The values of Gr WF on SiO 2 reported in the literature vary between 4.45 eV and about 5 eV for SLG to MLG depending on the type of Gr, measurement technique and contact metal used. 7, 10, 14 The work function values, obtained in this work, for different number of Gr layers on SiO 2 are in close agreement with the WF values reported in the literature for few layer (4.57 eV for SLG, 4.69 eV for bi layer graphene) 10 and multilayer (4.93 eV to 4.95 eV for MLG) exfoliated graphene on SiO 2 , all obtained by KPM method. 7 When Gr is deposited on the dielectric, strong hole doping from the underlying dielectric causes a significant increase in the WF of Gr compared to its value in the suspended state. 8, 14 Moreover, higher the dielectric constant of the dielectric, more hole doping is expected. 16 In Ref. 17 , work function of monolayer graphene is reported to be about 5.2 eV-5.3 eV on Al 2 O 3 which has a higher dielectric constant than that of SiO 2 . Since in the present study, WF of TiN is almost equal to the reported values of the WF of Gr, we do not expect any significant charge transfer between TiN and Gr. These results suggest that the role of TiN in a TiN/Gr stack is to provide contact whereas the Gr layers decide the WF. This may be an important technique for the WF tuning of the gate electrode in MOS devices provided that a methodology to deposit Gr films with control on the number of layers is developed.
Another observation in C-V plots is that the accumulation capacitance is lower for TiN/SiO 2 stack compared to the TiN/Gr/SiO 2 , irrespective of the thickness of the Gr. Effective oxide thickness (EOT) calculated from the accumulation capacitance for TiN electrode is 6.6 nm while EOT for TiN/ Gr electrode is 7.5 nm to 7.3 nm. The EOT of the gate dielectric for TiN electrode is about 1 nm less than the value obtained from ellipsometry while EOT for TiN/Gr electrodes is less by only about 0.1 to 0.3 nm. This indicates the consumption of the dielectric by some chemical reaction at the TiN/SiO 2 interface. Any chemical reaction at metal/dielectric interface is undesirable as it could lead to fermi level pinning 3 and causes contaminations in the thin gate dielectrics and thus degrade the device reliability. 4 Further, diffusion of metal in the underlying dielectric degrades the insulating behavior of the gate dielectric.
2, 4 The reduction of EOT with metal gate electrode via chemical reaction at metal/dielectric interface is also reported in literature. 23 In our study, the chemical reaction at the metal/dielectric interface ceases to happen even when 1-3 layers of Gr are sandwiched between metal and the dielectric.
Inclusion of graphene between metal and dielectric also improves the interface quality as clearly seen in G-V plots shown in Fig. 3(b) . Conductance peak in the G-V plot indicates the amount of interface states at the SiO 2 /Si interface and the peak position occurs around the flatband voltage of the devices. With the increasing number of graphene layers in the device, G-V peak height reduces. The peak position also shifts towards right and this is in accordance with the increasing WF of the graphene with increasing number of layers. Interface states calculated as per the equation given in Ref. 24 are plotted in Fig. 3(c) . Values of the interface states reduce from 2.7 Â 10 11 cm À2 eV À1 for only-TiN electrode to a value of 8 Â 10 10 cm À2 eV À1 for the devices with more than 5 layers of Gr under TiN. In the present study, TiN is deposited by sputtering process which invariably causes some damage to the SiO 2 /Si interface. An improvement in the SiO 2 /Si interface quality suggests that graphene, because of its superior mechanical properties, shields the SiO 2 /Si interface from sputtering damage. We have also investigated the robustness of the gate stacks to thermal anneal. C-V characteristics of the TiN/SiO 2 and TiN/Gr/SiO 2 before and after forming gas anneal (FGA) at 420 C for 20 min are shown in Fig. 3(d) . Improved slope of the C-V curves after FGA signifies the reduced interface state density. 21 The C-V curve of the TiN/SiO 2 has shifted to the right after FGA, indicating an increase in negative fixed charges in the oxide or an increase in the WF or both.
22 This is likely due to an increased interaction between TiN and SiO 2 at the temperature used for the FGA. However, the TiN/Gr/SiO 2 is seen to be robust against FGA, except for the (beneficial) improvement in interface state density.
Graphene gate electrode also results in much improved breakdown characteristics of the devices. Fig. 3 (e) compares the current density versus gate voltage plots for TiN electrode and TiN/Gr electrode before and after FGA. TiN/Gr electrode devices have lower leakage compared to TiN electrode devices. This improvement in the breakdown characteristics of the devices is independent of the number of Gr layers in the TiN/Gr electrode. Average breakdown fields for TiN and TiN/Gr devices are 17 MV/cm and 20.5 MV/cm, respectively, before FGA, while after FGA, breakdown fields for TiN and TiN/Gr electrode devices are 16.1 MV/cm and 19.7 MV/cm, respectively. Further, charge to breakdown (Q BD ) is an important figure of merit for qualifying the dielectric reliability. 25 We performed Q BD measurements on TiN and TiN/Gr electrode devices under identical constant current stress. Fig. 3(f) shows the Q BD characteristics for both kinds of devices. Average value of Q BD for TiN/Gr/ SiO 2 devices is about 6 C/cm 2 while Q BD value for TiN/SiO 2 devices is only 2 C/cm 2 . Based on the electrical data discussed above, we conclude that incorporation of Gr between contact metal and gate dielectric significantly improves the dielectric reliability. Park et al. 17 reported improved performance of charge trap flash memory using monolayer Gr as gate dielectric and attributed this to the relaxation of the stress on the dielectric stack when Gr is used. However, a reduction in EOT seen in our experiment cannot be explained by stress relaxation. A possible contributor to the improved dielectric reliability in the present study is the impenetrability of graphene by TiN, apart from the shielding of the dielectric from the sputtering damage. The impermeability of graphene for TiN can be explained by considering the area of the graphene hexagon and the size of TiN molecule. The distance between the opposite edges of Gr hexagon is about 2.46 Å (Ref. 26) this suggests that the maximum diameter of a sphere which can permeate through the Gr hexagon is about 2.46 Å . Ti-N has a bond length of about 1.57 Å (Ref. 27) and Ti and N have atomic diameters of 2.84 nm and 1.36 nm, respectively. 28 This implies that TiN, being larger than the Gr hexagon, would not permeate through Gr film as demonstrated in Fig.  4 . As a result, even a single defect free Gr layer would prevent the metal diffusion into the dielectric and hence the metal/dielectric reaction would be suppressed. Possibility of diffusion of metals like Co, Ni, and Au in Gr is also ruled out in the literature. 29 We have demonstrated that Gr can be a potential candidate for gate application in CMOS devices in combination with TiN contact metal. Incorporation of graphene between contact metal and gate dielectric not only results in the improved gate dielectric reliability by preventing any interaction between TiN and dielectric but also results in the WF of the gate electrode tuned over a range of 0.5 eV by varying the number of graphene layers. The gate stack with TiN/Gr electrode is more robust against thermal treatment compared to only-TiN electrode devices.
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